



APATL0000456

IPS Alpha Technology, Ltd.

Date Sep.01,2008

For Messrs. Matsushita Electric Group
CUSTOMER'S ACCEPTANCE SPECIFICATIONS


Part Number:AX080A002A
Matsushita Global Code: L5EDD8Q00030
Matsushita Issue Number: L20060572

CONTENTS

No.	Item	Sheet No.	Page
-	COVER	IPS4PS 2601-AX080A002A-5	1-1/2~2/2
-	RECORD OF REVISION	IPS4PS 2602-AX080A002A-5	2-1/1
-	DESCRIPTION	IPS4PS 2603-AX080A002A-5	3-1/1
1	ABSOLUTE MAXIMUM RATINGS	IPS4PS 2604-AX080A002A-5	4-1/2~2/2
2	INITIAL OPTICAL CHARACTERISTICS	IPS4PS 2605-AX080A002A-5	5-1/3~3/3
3	ELECTRICAL CHARACTERISTICS	IPS4PS 2606-AX080A002A-5	6-1/2~2/2
4	BLOCK DIAGRAM	IPS4PS 2607-AX080A002A-5	7-1/1
5	INTERFACE PIN ASSIGNMENT	IPS4PS 2608-AX080A002A-5	8-1/7~7/7
6	INTERFACE TIMING	IPS4PS 2609-AX080A002A-5	9-1/4~4/4
7	DIMENSIONAL OUTLINE	IPS4PS 2610-AX080A002A-5	10-1/2~2/2
8	DESIGNATION OF LOT MARK	IPS4PS 2611-AX080A002A-5	11-1/2~2/2
9	COSMETIC SPECIFICATIONS	IPS4PS 2612-AX080A002A-5	12-1/3~3/3
10	PRECAUTION	IPS4PS 2613-AX080A002A-5	13-1/3~3/3
11	PACKING	IPS4PS 2614-AX080A002A-5	14-1/3~3/3
12	RELIABILITY TEST	IPS4PS 2615-AX080A002A-5	15-1/1

Please return 1 copy with your signature on this page for approval.

Accepted by: _____

Proposed by:  _____

Date: _____

IPS Alpha Technology,Ltd.	Sheet No.	IPSA4PS 2601 - AX080A002A - 5	Page	1-1/2
------------------------------	--------------	-------------------------------	------	-------

Matsushita Electric Group

Checklist of the items in the panasonic standard delivery specifications

Please check if the delivery specifications include the following items.

(If a listed item is not includes, please make sure to describe the reason why it has not been included.)

Ver.1.1

No.	Item description	Listing check			Reason for not including (Ex Under research, confidential)
1	Part No. reference table (The global part No. and manufacturer part No. must be listed for series part numbers)	☐ Yes	☐ No	☒ N/A	
2	Part number structure (List the type, constant, class stc for a series part No.)	☐ Yes	☐ No	☒ N/A	
3	Place of production, factory name, country of origin	☒ Yes	☐ No	☐ N/A	
4	Electrical characteristics (Measuring circuit, measurement condition, dielectric strength, surge voltage, insulation resistance, rates capacity etc.)	☒ Yes	☐ No	☐ N/A	
5	Mechanical characteristics (Test method, terminal strength, tensile strength, anti-vibration, solder heat resistance, ease of soldering etc.)	☒ Yes	☐ No	☐ N/A	
6	External shape/dimensions (External shape drawing, simensions with tolerance)	☒ Yes	☐ No	☐ N/A	
7	Structure/material (Construction, material)	☐ Yes	☒ No	☐ N/A	
8	Functions (Semiconductor parts must include the functions)	☒ Yes	☐ No	☐ N/A	
9	Microcomputer performance (Microcomputer products must include the CPU bus width (bit))	☐ Yes	☐ No	☒ N/A	
10	Recommended circuit diagrams (Semiconductor parts must include a recommended circuit)	☐ Yes	☐ No	☒ N/A	
11	Pattern diagrams of PCB (Semiconductor parts must include the PCB patterns)	☐ Yes	☐ No	☒ N/A	
12	Environmental reliability warranty items (Anti-humidity, high/low temperature, thermal shock, life etc.)	☒ Yes	☐ No	☐ N/A	
13	Operating temperature range	☒ Yes	☐ No	☐ N/A	
14	Storage temperature range	☒ Yes	☐ No	☐ N/A	
15	Packaging specification (Simple package structure illustration, taping dimensions, stick dimensions, packaged quantity etc.)	☒ Yes	☐ No	☐ N/A	
16	Marking indication method	☐ Yes	☒ No	☐ N/A	
17	Strage period after opening (Semiconductor parts must include the storage environment and storage period after opening)	☐ Yes	☒ No	☐ N/A	
18	Precautions for use	☒ Yes	☐ No	☐ N/A	
19	Temperature profile (Solder flow and reflow temperature profile)	☐ Yes	☐ No	☒ N/A	
20	Failure rate (Exclude if it cannot be determined due to purchased item)	☐ Yes	☒ No	☐ N/A	
21	Safty standards (Conforming standard information, UL/CSA, electricity safety law, PL law etc.)	☐ Yes	☒ No	☐ N/A	
22	Process control chart	☐ Yes	☒ No	☐ N/A	
23	Export control checklist (Survey checklist against the export control law)	☐ Yes	☒ No	☐ N/A	
24	Items subject to advance discussions (Verify the statement that all changes to delivery specifications shall be notified in advance)	☒ Yes	☐ No	☐ N/A	
25	Manufacture's evaluation test data	☐ Yes	☒ No	☐ N/A	
26	Other materials determined necessary by the business unit	☐ Yes	☒ No	☐ N/A	

Disclosure/Non-disclosure (NDA, blanket contract, etc.)	☒ Disclosure	☐ Non-disclosure	
Description of intellectual property right	☒ No	☐ Yes	



RECORD OF REVISION

Date	The upper section:Before revision The lower section:After revision		Summary
	Sheet No.	Page	
May.16,2007	IPS4PS 2611-AX080A002A-2	11-2/2	Added Rev.B Prevention of creak noise
	IPS4PS 2611-AX080A002A-3		
Aug.20,2007	IPS4PS 2611-AX080A002A-3	11-2/2	Added Rev.C Changing Mold Frame Diffusion Sheet:D124Z / RBEF Sheet / Diffusion Sheet:D121UY → Diffusion Sheet:D141Z / Diffusion Sheet:D141Z
	IPS4PS 2611-AX080A002A-4		
Sep.01,2008	IPS4PS 2611-AX080A002A-4	11-2/2	Added Rev.G Changing Mold Frame and lower side mold
	IPS4PS 2611-AX080A002A-5		
	IPS4PS 2614-AX080A002A-4	14-1/2	A page number is changed by the addition of new packing specifications.
	IPS4PS 2614-AX080A002A-5	14-1/3	
			A page number is changed by the addition of new packing specifications. (Details of new packing specifications)
	IPS4PS 2614-AX080A002A-5	14-2/3	
	IPS4PS 2614-AX080A002A-4	14-2/2	A page number is changed by the addition of new packing specifications.
	IPS4PS 2614-AX080A002A-5	14-3/3	



DESCRIPTION

The following specifications are applied to the following TFT-LCD module.

Note : Inverter for back light unit is built in this module.

Product Name : AX080A002A

Place of production : Mobara

The factory of production : IPS-Alpha Technology

The country of origin : Japan

General Specifications

Effective Display Area	: (H)697.6845×(V)392.256	(mm)
Number of Pixels	: (H)1,366×(V)768	(pixels)
Pixel Pitch	: (H)0.51075×(V)0.51075	(mm)
Color Pixel Arrangement	: R+G+B Vertical Stripe	
Display Mode	: Transmissive Mode Normally Black Mode	
Top Polarizer Type	: Anti-Glare	
Number of Colors	: 16,777,216	(colors)
Viewing Angle Range	: Super Wide Version (Horizontal & Vertical : 178°, CR≥10)	
Input Signal	: 2-channel LVDS (LVDS:Low Voltage Differential Signaling)	
Back Light	: 18 pcs. of EEFL	
External Dimensions	: (H)760.0×(V)450.0×(t)77.0	(mm)
Weight	: 7,200g typ.	

1. ABSOLUTE MAXIMUM RATINGS

1.1 Environmental Absolute Maximum Ratings


ITEM					Unit	Note
	Min.	Max.	Min.	Max.		
Temperature	0	50	-20	60	°C	1),5),6)
Humidity	2)		2)		%RH	1)
Vibration	-	4.9(0.5G)	-	14.7 (1.5G)	m/s ²	3)
Shock	-	29.4(3G)	-	294 (30G)	m/s ²	4)
Corrosive Gas	Not Acceptable		Not Acceptable		-	
Illumination at LCD Surface	-	50,000	-	50,000	lx	

Note 1) Temperature and Humidity should be applied to the LCD front surface of a Super-TFT module, not to the system installed with a module.

The brightness of a EEFL tends to drop at low temperature. Besides, the life-time becomes shorter at low temperature.

2) $T_a \leq 40^\circ\text{C}$ ······Relative humidity should be less than 85%RH max. Dew is prohibited.

$T_a > 40^\circ\text{C}$ ······Relative humidity should be lower than the moisture of the 85%RH at 40°C .



3) Frequency of the vibration is between 15Hz and 100Hz. (Remove the resonance point)

4) Pulse width of the shock is 10 ms.

5) Long operation under low temperature may cause some portion of display area to be reddish for several minutes after turning on the product.

However, it does not affect the characteristics and reliability of the product.

6) The temperature of LCD front surface would be 65°C in operation , it may affect the optical characteristics however it does not damage the function of the module.



1.2 Electrical Absolute Maximum Ratings

(1) Super-TFT Module

V_{SS} = 0 V

ITEM	SYMBOL	Min.	Max.	Unit	Note
Power Supply Voltage	V _{DD}	0	13.2	V	
Input Voltage for logic	V _I	-0.3	3.6	V	1)
Electrostatic Durability	V _{ESD0}	±100		V	2),3)
	V _{ESD1}	±20		k V	2),4)

Note 1) It is applied to pixel data signal and clock signal.

2) Discharge Coefficient: 250pF-100Ω, Environmental: 25°C-70%RH

3) It is applied to I/F connector pins.

4) It is applied to the surface of a metallic bezel and a LCD panel.

(2) Back-light

GND = 0 V

ITEM	SYMBOL	Min.	Max.	Unit	Note
Input Current	IL	-	6.0	mA	1)
Input Voltage	VL	-	(3,000)	V _{rms}	2)

Note 1) The specification shall be applied to each EEFL. The specification is defined at ground line.

2) The specification shall be applied at connector pins for a EEFL at start-up.

(3) Back-light Inverter

V_{SS} = 0 V

ITEM	SYMBOL	Min.	Max.	Unit	Note
Input Voltage	V _{in}	0	288	V	
ON/OFF Control Input Voltage	ON/OFF	-	7.0	V	
PWM signal Voltage	V _{pwm}	-	7.0	V	
Analog Dimming	V _{adim}	-	7.0	V	
IC Power supply	V _{IC}	-	13.2	V	



2. INITIAL OPTICAL CHARACTERISTICS

The following optical characteristics are measured under stable conditions. It takes about 30 minutes to reach stable conditions. The measuring point is the center of display area unless otherwise noted. The optical characteristics should be measured in a dark room or equivalent state.


Measuring equipment: CS-1000A, or equivalent

Ambient Temperature =25°C、VDD=12.0V、f V=120Hz、

ADIM=3.3V, On duty =100%

ITEM		SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT	NOTE
Contrast Ratio		CR	$\theta = 0^\circ$ 1)	750	1000	-	-	2)
Response Time	Rise	ton		-	8	16	ms	3)
	Fall	toff		-	6	12	ms	3)
Brightness of white		Bwh		420	500	-	cd/m ²	
Brightness uniformity		Buni		-	-	30	%	4)
Color Chromaticity (CIE)	Red	$\bar{x}$		0.62	0.65	0.68	-	[Gray scale =255]
		$\bar{y}$		0.30	0.33	0.36		
	Green	$\bar{x}$		0.26	0.29	0.32		
		$\bar{y}$		0.58	0.61	0.64		
	Blue	$\bar{x}$		0.12	0.15	0.18		
		$\bar{y}$	0.035	0.065	0.095			
	White	$\bar{x}$	0.243	0.273	0.303			
		$\bar{y}$	0.245	0.275	0.305			
Variation of Color Position (CIE)	Red	$\Delta \bar{x}$	$\theta = +50^\circ$ $\phi = 0^\circ, 90^\circ$ $180^\circ, 270^\circ$ 1)	-	-	0.04	-	5) [Gray scale =255]
		$\Delta \bar{y}$		-	-	0.04		
	Green	$\Delta \bar{x}$		-	-	0.04		
		$\Delta \bar{y}$		-	-	0.04		
	Blue	$\Delta \bar{x}$		-	-	0.04		
		$\Delta \bar{y}$		-	-	0.04		
	White	$\Delta \bar{x}$		-	-	0.04		
		$\Delta \bar{y}$		-	-	0.04		
Contrast Ratio at 89°		CR89°		10	-	-	-	
Image sticking		-		Mosaic Pattern	invisible			-

6) Image sticking



Condition : operating mosaic pattern for 2 hours and gray scale (22 %) for 1 hour.


3. ELECTRICAL CHARACTERISTICS

3.1 TFT-LCD Module

Ta=25°C, Vss=0V

ITEM	SYMBOL	Min.	Typ.	Max.	Unit	Note
Power Supply Voltage	VDD	11.4	12.0	12.6	V	
Power Supply Current	IDD	-	0.5	0.7	A	1),2)
Ripple Voltage of Power Supply	VDDR	-	-	0.15	V	

Note 1) DC current at fv=120Hz, fCLK=135MHz, VDD=12.0V and Display pattern is Horizontal stripe.



- 2) Current fuse is built in a module. Current capacity of power supply for VDD should be larger than 4A, so that the fuse can be opened at the trouble of power supply.




3.2 Back Light

ITEM		Symbol	VALUE			Unit	Notes
			Min	Typ	Max		
Input Voltage (full wave rectifier)	Vin		90	100/110 120/127	139	V	Specific assurance
			198	220/240	264	V	Specific assurance
			85	-	288	V	Working assurance
	fin		47	50/60	63	Hz	
IC Power supply		VIC	10.8	12.0	13.2	V	
ON/OFF Control Input Voltage	ON	ON/OFF	2.3	-	-	V	
	OFF		-0.3	-	0.5	V	
Analog dimming Input Voltage	Min.Brightness	ADIM	-	0	-	V	
	Max.Brightness		-	-	3.3	V	
Output Current		IL	(91)	(95)	(99)	mArms	ADIM=3.3V PWM on duty =100%
PWM signal	Low	Vpwm	-	-	0.2	V	
	High		3.0	-	-	V	
PWM Frequency		-	200	-	360	Hz	
On-Duty Range for Burst-Dimming		On-Duty	15	-	100	%	
Lamp Voltage		VL	(1740)	1,930	(2,120)	Vrms	Ta=25°C
			(1880)	2,080	(2,290)	Vrms	Ta=0°C
Output Frequency		f	59.5	60	60.5	kHz	
Status Output	Normal	FAIL	-	0	0.8	V	keep Low while enable is on and off as long as system is normal.
	Failed stop		Open Collector			V	
EEFL Life Time		-	50,000	60,000	-	Hours	1)


1) Life time of a lamp is defined. The life is determined as the time at which brightness of the lamp is 50% compared to that of initial value at ADIM=3.3V , PWM on duty=100% on condition of continuous operating at $25 \pm 2^{\circ}\text{C}$ (ambient temperature) .

4. BLOCK DIAGRAM

(1) Super-TFT Module



(2) Back light unit



5. INTERFACE PIN ASSIGNMENT

5.1 TFT-LCD MODULE

CN3 : FI-R51S-HF

(Matching connector :FI-RE51HL)

Pin No.	Symbol	Description	Note
1	VSS	GND(0V)	2)
2	TEST		4)
3	IC	Internally Connected , Keep open	
4	IC	Internally Connected , Keep open	
5	IC	Internally Connected , Keep open	
6	IC	Internally Connected , Keep open	
7	LVDSSEL	Select LVDS Format	5)
8	IC	Internally Connected , Keep open	
9	IC	Internally Connected , Keep open	
10	IC	Internally Connected , Keep open	
11	VSS	GND(0V)	2)
12	RxA0-	Pixel Data	3)
13	RxA0+		
14	RxA1-	Pixel Data	3)
15	RxA1+		
16	RxA2-	Pixel Data	3)
17	RxA2+		
18	VSS	GND(0V)	2)
19	CLKA-	Pixel Data	3)
20	CLKA+		
21	VSS	GND(0V)	2)
22	RxA3-	Pixel Data	3)
23	RxA3+		
24	IC	Internally Connected , Keep open	
25	IC	Internally Connected , Keep open	
26	VSS	GND(0V)	2)
27	VSS	GND(0V)	2)
28	RxB0-	Pixel Data	3)
29	RxB0+		
30	RxB1-	Pixel Data	3)
31	RxB1+		
32	RxB2-	Pixel Data	3)
33	RxB2+		
34	VSS	GND(0V)	2)
35	CLKB-	Pixel Data	3)
36	CLKB+		
37	VSS	GND(0V)	2)
38	RxB3-	Pixel Data	3)
39	RxB3+		
40	IC	Internally Connected , Keep open	
41	IC	Internally Connected , Keep open	
42	VSS	GND(0V)	2)
43	VSS		
44	VSS		
45	VSS		
46	VSS		
47	IC	Internally Connected , Keep open	
48	VDD	Power supply (typ.+12V)	1)
49	VDD		
50	VDD		
51	VDD		

- Notes
- 1) All VDD pins shall be connected to +12.0V(Typ.).
 - 2) All VSS pins shall be grounded. Metal bezel is internally connected to VSS.
 - 3) Rx n+ and Rx n- (n=0,1,2,3) should be wired by twist-pairs or side-by-side FPC patterns, respectively.
 - 4) Open : Normal mode . GND : Test mode .
 - 5) See page 8-4/7 and 8-5/7



5.2 BACK-LIGHT UNIT

CN1 : JST B3P4-VH

(Matching connector : JST JST PHR-3)


Pin No.	SYMBOL	Description	Note
1	V-	- side of full wave rectification	
2	V-	- side of full wave rectification	
3	IC	Internally Connected , Keep Open	
4	V+	+ side of full wave rectification	

CN501 : JST B14B-PH

(Matching connector : JST PHR-14)

Pin No.	SYMBOL	Description	Note
1	VIC	Power supply of inverter IC (12V)	
2	ON/OFF	High : LAMP ON Low : LAMP OFF	
3	ADIM	Analog Dimming	
4	FAIL	FAIL signal	
5	PWM	PWM signal	
6	GND	GND(0V)	
7	GND	GND(0V)	
8	GND	GND(0V)	
9	GND	GND(0V)	
10	GND	GND(0V)	
11	Vout	+24V	
12	Vout	+24V	
13	Vout	+24V	
14	Vout	+24V	

BLOCK DIAGRAM OF INTERFACE



R0~R7 : Pixel R Data
 G0~G7 : Pixel G Data
 B0~B7 : Pixel B Data
 HSYNC : Horizontal synchronization signal
 VSYNC : Vertical synchronization signal
 DTMG : Display timing signal

- Notes
- 1) The system must have the transmitter to drive the module.
 - 2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

**LVDS INTERFACE** (Pin 7 (CN3) =High)

	SIGNAL	TRANSMITTER THC63LVDM83A		INTERFACE CONNECTOR		RECEIVER THC63LVDF84A		TFT CONTROL
		PIN	INPUT	PC	TFT-LCD	PIN	OUTPUT	INPUT
24bit	R2	51	Tx IN0	TA OUT0+	Rx 0+	27	Rx OUT0	R2
	R3	52	Tx IN1			29	Rx OUT1	R3
	R4	54	Tx IN2			30	Rx OUT2	R4
	R5	55	Tx IN3			32	Rx OUT3	R5
	R6	56	Tx IN4	TA OUT0-	Rx 0-	33	Rx OUT4	R6
	R7	3	Tx IN6			35	Rx OUT6	R7
	G2	4	Tx IN7			37	Rx OUT7	G2
	G3	6	Tx IN8			38	Rx OUT8	G3
	G4	7	Tx IN9	TA OUT1+	Rx 1+	39	Rx OUT9	G4
	G5	11	Tx IN12			43	Rx OUT12	G5
	G6	12	Tx IN13			45	Rx OUT13	G6
	G7	14	Tx IN14			46	Rx OUT14	G7
	B2	15	Tx IN15	TA OUT1-	Rx 1-	47	Rx OUT15	B2
	B3	19	Tx IN18			51	Rx OUT18	B3
	B4	20	Tx IN19			53	Rx OUT19	B4
	B5	22	Tx IN20			54	Rx OUT20	B5
	B6	23	Tx IN21	TA OUT2+	Rx 2+	55	Rx OUT21	B6
	B7	24	Tx IN22			1	Rx OUT22	B7
	HSYNC	27	Tx IN24			3	Rx OUT24	HSYNC
	VSYNC	28	Tx IN25	TA OUT2-	Rx 2-	5	Rx OUT25	VSYNC
	DTMG	30	Tx IN26			6	Rx OUT26	DTMG
	R0	50	Tx IN27			7	Rx OUT27	R0
	R1	2	Tx IN5	TA OUT3+	Rx 3+	34	Rx OUT5	R1
	G0	8	Tx IN10			41	Rx OUT10	G0
	G1	10	Tx IN11			42	Rx OUT11	G1
	B0	16	Tx IN16			49	Rx OUT16	B0
	B1	18	Tx IN17	TA OUT3-	Rx 3-	50	Rx OUT17	B1
	RSVD 1)	25	Tx IN23			2	Rx OUT23	not connect
	DCLK	31	TxCLK IN	TxCLK OUT+ TxCLK OUT-	RxCLK IN+ RxCLK IN-	26	RxCLK OUT	DCLK

R0~R7 : Pixel R Data (7;MSB, 0;LSB)

G0~G7 : Pixel G Data (7;MSB, 0;LSB)

B0~B7 : Pixel B Data (7;MSB, 0;LSB)

HSYNC : Horizontal synchronization signal

VSYNC : Vertical synchronization signal

DTMG : Display timing signal

Notes 1) RSVD(reserved) pins on the transmitter shall be "H" or "L".

**LVDS INTERFACE**

(Pin 7 (CN3) =Low or open)

	SIGNAL	TRANSMITTER THC63LVDM83A		INTERFACE CONNECTOR		RECEIVER THC63LVDF84A		TFT CONTROL
		PIN	INPUT	PC	TFT-LCD	PIN	OUTPUT	INPUT
24bit	R0	51	Tx IN0	TA OUT0+	Rx 0+	27	Rx OUT0	R0
	R1	52	Tx IN1			29	Rx OUT1	R1
	R2	54	Tx IN2			30	Rx OUT2	R2
	R3	55	Tx IN3			32	Rx OUT3	R3
	R4	56	Tx IN4	TA OUT0-	Rx 0-	33	Rx OUT4	R4
	R5	3	Tx IN6			35	Rx OUT6	R5
	G0	4	Tx IN7			37	Rx OUT7	G0
	G1	6	Tx IN8			38	Rx OUT8	G1
	G2	7	Tx IN9	TA OUT1+	Rx 1+	39	Rx OUT9	G2
	G3	11	Tx IN12			43	Rx OUT12	G3
	G4	12	Tx IN13			45	Rx OUT13	G4
	G5	14	Tx IN14			46	Rx OUT14	G5
	B0	15	Tx IN15	TA OUT1-	Rx 1-	47	Rx OUT15	B0
	B1	19	Tx IN18			51	Rx OUT18	B1
	B2	20	Tx IN19			53	Rx OUT19	B2
	B3	22	Tx IN20			54	Rx OUT20	B3
	B4	23	Tx IN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4
	B5	24	Tx IN22			1	Rx OUT22	B5
	HSYNC	27	Tx IN24			3	Rx OUT24	HSYNC
	VSYNC	28	Tx IN25			5	Rx OUT25	VSYNC
	DTMG	30	Tx IN26	TA OUT2-	Rx 2-	6	Rx OUT26	DTMG
	R6	50	Tx IN27			7	Rx OUT27	R6
	R7	2	Tx IN5			34	Rx OUT5	R7
	G6	8	Tx IN10	TA OUT3+	Rx 3+	41	Rx OUT10	G6
	G7	10	Tx IN11			42	Rx OUT11	G7
	B6	16	Tx IN16			49	Rx OUT16	B6
	B7	18	Tx IN17			50	Rx OUT17	B7
	RSVD 1)	25	Tx IN23	TA OUT3-	Rx 3-	2	Rx OUT23	not connect
	DCLK	31	TxCLK IN	TxCLK OUT+ TxCLK OUT-	RxCLK IN+ RxCLK IN-	26	RxCLK OUT	DCLK

R0~R7 : Pixel R Data (7;MSB, 0;LSB)

G0~G7 : Pixel G Data (7;MSB, 0;LSB)

B0~B7 : Pixel B Data (7;MSB, 0;LSB)

HSYNC : Horizontal synchronization signal


VSYNC : Vertical synchronization signal

DTMG : Display timing signal

Notes 1) RSVD(reserved) pins on the transmitter shall be "H" or "L".

CORRESPONDENCE BETWEEN INPUT DATA AND DISPLAY IMAGE

Display data of adjacent one pixel is latched during one cycle of DCLK.




pixel : R0~R7 :R data

G0~G7 :G data

B0~B7 :B data

1, 1	1, 2	1, 3	-----	1, 1366
2, 1	2, 2	2, 3	-----	2, 1366
3, 1	3, 2	3, 3	-----	3, 1366
⋮	⋮	⋮		⋮
768, 1	768, 2	768, 3	-----	768, 1366



**RELATIONSHIP BETWEEN DISPLAY COLORS AND INPUT SIGNALS**


Color		Red Data								Green Data								Blue Data							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
		MSB				LSB				MSB				LSB				MSB				LSB			
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Red	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Green	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Blue	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Notes 1) Definition of gray scale:


Color(n).....Number in parenthesis indicates gray scale level. Larger n corresponds to brighter level.

2) Data: 1:High, 0:Low

6.1 TIMING CHART



6.2 TIMING CHART



Notes 1) Reference level for each timing signal is 1.5V unless it is stated on the chart, high level voltage(VIH) and low level voltage(VIL) are defined as follows:

$$VIH \geq 2.0V \quad VIL \leq 0.8V$$

The above definition conforms to the specifications of LVDS transmitter (THC63LVDM83A / by Thine Microsystems, Inc.).

- 2) The timing of DCLK to other signals conforms to the specifications of LVDS transmitter.
- 3) Please input DTMG and DCLK into both Ach and Bch.



6.3 INTERFACE TIMING SPECIFICATIONS


100Hz

Item		Symbol	Min.	Typ.	Max.	Unit	Note
DTMG	Vertical Frequency	fV	98	100	104	Hz	
	Vertical Period	tV	900	961	1500	tH	
	Vertical Valid	tVD	768			tH	
	Horizontal Frequency	fH	—	96.05	—	kHz	
	Horizontal Period	tH	700	702	1000	tCLK	2pxl/CLK
	Horizontal Valid	tHD	683			tCLK	2pxl/CLK

120Hz

Item		Symbol	Min.	Typ.	Max.	Unit	Note
DTMG	Vertical Frequency	fV	115	120	125	Hz	
	Vertical Period	tV	773	800	900	tH	
	Vertical Valid	tVD		768		tH	
	Horizontal Frequency	fH	—	96.05	—	kHz	
	Horizontal Period	tH	700	702	1000	tCLK	2pxl/CLK
	Horizontal Valid	tHD	683			tCLK	2pxl/CLK

6.4 TIMING BETWEEN INTERFACE SIGNALS AND POWER SUPPLY



$$0.5 \leq T1 \leq 10$$

$$0.1 < T10$$

$$400 \leq T2$$

$$0 < T11, T12, T13$$

$$10 \leq T3$$

$$0 \leq T14$$

$$0 < T4, T5, T6$$

$$0 \leq T15$$

$$0.1 < T7$$

$$10 < T16$$

$$2000 < T8$$


$$100 < T9$$

$$1000 \leq T17$$

Unit : ms

7. DIMENSIONAL OUT LINE


(1) FRONT VIEW



Note 1) The dimension in a parenthesis is a reference value.
2) Unspecified tolerance to be ± 0.8



(2) BACK VIEW



Note 1) The dimension in a parenthesis is a reference value.

2) Unspecified tolerance to be ± 0.8


3) Torque MAX. 1.47N·m(15kgf·cm)

IPS Alpha Technology, Ltd. Date Sep.01.2008 Sh. No.

IPS4PS 26 10_AX080A002A-5 Page 10-2/2

8. DESIGNATION OF LOT MARK

8.1 LOT MARK



Notes

1)

Year	Mark
2006	06
2007	07
2008	08

2)

Month	Mark	Month	Mark
1	01	7	07
2	02	8	08
3	03	9	09
4	04	10	10
5	05	11	11
6	06	12	12

3)

Week(Day)	Mark
1~7	1
8~14	2
15~21	3
22~28	4
29~31	5

4) “A” : Liquid crystal A . “B” : Liquid crystal B

8.2 Revision (REV.) control

REV. is the column for manufacturing convenience. A-Z except I and O may be written on this column.

8.3 Location of lot mark

Lot mark is printed on a label. The label is on the metallic bezel as shown in 7.

External Dimensional.

The style of character will be changed without notice.



8.4 The Record of the revision descrived on the label

Item \ Rev.	A	B	C	G		Note
initial	○					
Prevention of creak noise		○	○	○		
Changing Mold Frame , Optical sheet parte			○	○		
Changing Mold Frame and lower side mold				○		1) 2)

○ : Application product


- 1) Kumimura improvement
- 2) Dust countermeasure

9. COSMETIC SPECIFICATIONS

9.1 Condition for cosmetic inspection

(1) Viewing zone


- a) The figure shows the correspondence between eyes (of inspector) and TFT-LCD module.
 $\theta \leq 45^\circ$: when non-operating inspection
 $\theta \leq 5^\circ$: when operating inspection
- b) Inspection should be executed only from front side and only A-zone.
 Cosmetic of B-zone and C-zone are ignore.
 (refer to 9.2 Definition of zone)



(2) Environmental

- a) Temperature : 25 degrees
- b) Ambient light : about 700 lx and non-directive when operating inspection.
: about 1000 lx and non-directive when non-operating inspection.
- c) Back-light : when non-operating inspection, back-light should be off .

9.2 Definition of zone



- A-zone : Display area (pixel area)
- B-zone : Area between A-zone and C-zone
- C-zone : Metallic bezel area

9.3 COSMETIC SPECIFICATIONS

When displaying conditions are not stable (ex. at turn on or off), the following specifications are not applied.

	No.	ITEM			Max. acceptable number		Unit	Note	
					Bright defect	Low bright defect			
Operating inspection	1	Dot defect	Sparkle mode	1-dot	0	4	pcs	1),2),4)	
				2-dots	0		Units	1),2),5)	
				3-dots	0				
				4-dots	0				
				Density	0		pcs/ ϕ 20 _{mm}	1),2),6)	
				Total	4		pcs	1),2)	
			Black mode	1-dot	7		pcs	1),3),4)	
				2-dots	0		Units	1),3),5)	
				3-dots	0				
				4-dots	0				
				Density	3		pcs/ ϕ 20 _{mm}	1),3),6)	
				Total	7		pcs	1),3)	
			Total			9		pcs	1)
			2	Line defect				Serious one is not allowed.	—
	3	Uneven brightness							
	4	Stain inclusion [Line shape W : width(mm) L : length(mm)]	W ≤0.02	L : Ignore	Ignore		pcs	7)	
			W ≤0.04	L ≤4.0	8				
				L >4.0	0				
			W ≤0.08	L ≤2.0	8				
				L >2.0	0				
			W >0.08	—	(See dot shape)				
	5	Stain inclusion [Dot shape D : ave. dia.(mm)]	D ≤0.22		Ignore		pcs	7)	
			D ≤0.5		8				
			D >0.5		0				
	6	Scratch on polarizer [Line shape W : width(mm) L : length(mm)]	W ≤0.02	L : Ignore	Ignore		pcs	8)	
			W ≤0.08	L ≤20	10				
L >20				0					
W ≤0.08			—	0					
7	Scratch on polarizer [Dot shape D : ave. dia.(mm)]	D ≤0.2		Ignore		pcs	8)		
		D ≤0.6		10					
		D >0.6		0					



	No.	ITEM		Max. acceptable number A-zone	Unit	Note
non-operating inspection	8	Bubbles, peeling in polarizer [D : ave. dia.(mm)]	$D \leq 0.2$	Ignore	pcs	8)
			$D \leq 0.5$	10		
			$D > 0.5$	0		
	9	Wrinkles on polarizer		Serious one is not allowed.	-	-

Note 1) Dot defect : defect area > 1/2 dot

2) Sparkle mode

bright defect

$G > 24.3\%$

$R > 24.3\%$

$B > 24.3\%$

Low bright defect $24.3\% \geq G > 4.1\%$

$24.3\% \geq R > 7.8\%$

$24.3\% \geq B > 18.0\%$

3) Black mode : brightness of dot is less than 70% at white. (visible to eye)

4) 1 dot : defect dot is isolated, not attached to other defect dot.

5) N dots: N defect dots are consecutive. (N means the number of defects dots)

6) Density : number of defect dots inside 20mm ϕ .

7) Those stains which can be wiped out easily are acceptable.

8) Polarizer area inside of B-zone is not applied.

9) No major (serious) defects when viewed in gray scale mode.

10. PRECAUTION

Please pay attention to the followings when a Super-TFT module with a back-light unit is used, handled and mounted.

10.1 Precaution to handling and mounting

- (1) Applying strong force to a part of the module may cause partial deformation of frame or mold, and cause damage to the display.
- (2) The module should gently and firmly be held by both hands. Never hold by just one hand in order to avoid any internal damage. Never drop or hit the module.
- (3) The module should be installed with mounting holes of a module.
- (4) Uneven force such as twisted stress should not be applied to a module when a module is mounted on the cover case. The cover case must have sufficient strength so that external force can not be transmitted directly to a module.
- (5) It is recommended to leave a space between a module and a holding board of a module so that partial force is not applied to a module.




Fig.1 Cross sectional view of a monitor set

- (6) The edge of a cover case should be located inside more than 1mm from the edge of a module front frame.
- (7) A transparent protective plate should be added on the display area of a module in order to protect a polarizer and Super-TFT cell. The transparent protective plate should have sufficient strength so that the plate can not touch a module by external force.
- (8) Materials included acetic acid and choline should not be used for a cover case as well as other parts and boards near a module. Acetic acid attacks a polarizer. Choline attacks electric circuits due to electro-chemical reaction.
- (9) The polarizer on a TFT cell should carefully be handled due to its softness, and should not be touched, pushed or rubbed with glass, tweezers or anything harder than HB pencil lead. The surface of a polarizer should not be touched and rubbed with bare hand, greasy clothes or dusty clothes.
- (10) The surface of a polarizer should be gently wiped with absorbent cotton, chamois or other soft materials slightly contained petroleum benzene when the surface becomes dirty. Normal-hexane as cleaning chemicals is recommended in order to clean adhesives which fix front/rear polarizers on a Super-TFT cell. Other cleaning chemicals such as acetone, toluen and alcohol should not be used to clean adhesives because they cause chemical damage to a polarizer.
- (11) Saliva or water drops should be immediately wiped off. Otherwise, the portion of a polarizer may be deformed and its color may be faded.
- (12) The module should not be opened or modified. It may cause not to operate properly.
- (13) Metallic bezel of a module should not be handled with bare hand or dirty gloves. Otherwise, color of a metallic frame may become dirty during its storage. It is recommended to use clean soft gloves and clean finger stalls when a module is handled at incoming inspection process and production (assembly) process.
- (14) Lamp(EEL) cables should not be pulled and held.

IPS Alpha Technology,Ltd.	Date	Sep.01,2008	Sheet No.	IPS4PS 2613 -AX080A002A-5	Page	13-1/3
---------------------------	------	-------------	-----------	---------------------------	------	--------

10.2 Precaution to operation

- (1) The ambient temperature near the operated module should be satisfied with the absolute maximum ratings. Unless it meets the specifications, sufficient cooling system should be adopted to system.
- (2) The spike noise causes the mis-operation of a module. The level of spike noise should be as follows:
-200mV≤over- and under- shoot of VDD≤+200mV
VDD including over- and under- shoot should be satisfied with the absolute maximum ratings.
- (3) Optical response time, luminance and chromaticity depend on the temperature of a Super-TFT module. Response time and saturation time of EEFL luminance become longer at lower temperature operation.
- (4) Sudden temperature change may cause dew on and/or in the a module. Dew males damage to a polarizer and/or electrical contacting portion. Dew causes fading of displayed quality.
- (5) Fixed patterns displayed on a module for a long time may cause after-image. It will be recovered soon.
- (6) A module has high frequency circuits. Sufficient suppression to electromagnetic interference should be done by system manufacturers. Grounding and shielding methods may be effective to minimize the interference.
- (7) Noise may be heard when a back-light is operated. If necessary, sufficient suppression should be done by system manufacturers.
- (8) The module should not be connected or removed while a main system works.
- (9) Inserting or pulling I/F connectors causes any trouble when power supply and signal dates are on-state.I/F connectors should be inserted and pulled after power supply and signal dates are turned off.

10.3 Electrostatic discharge control

- (1) Since a module consists of a Super-TFT cell and electronic circuits with CMOS-ICs, which are very weak to electrostatic discharge, persons who are handling a module should be grounded through adequate methods such as a list band. I/F connector pins should not be touched directly with bare hands.
- (2) Protection film for a polarizer on a module should be slowly peeled off so that the electrostatic charge can be minimized.

10.4 Precaution to strong light exposure

- (1) A module should not be exposed under strong light. Otherwise, characteristics of a polarizer and color filter in a module may be degraded.

10.5 Precaution to storage

When modules for replacement are stored for a long time, following precautions should be taken care of:

- (1) Modules should be stored in a dark place. It is prohibited to apply sunlight or fluorescent light during storage. Modules should be stored at 0 to 35—C at normal humidity (60%RH or less).
- (2) The surface of polarizers should not come in contact with any other object. It is recommended that modules should be stored in the IPS Alpha Technology' s shipping box.

IPS Alpha Technology,Ltd.	Date	Sep.01,2008	Sheet No.	IPS4PS 2613 -AX080A002A-5	Page	13-2/3
---------------------------	------	-------------	-----------	---------------------------	------	--------



10.6 Precaution to handling protection film

- (1) The protection film for polarizers should be peeled off slowly and carefully by persons who are electrically grounded with adequate methods such as a list band. Besides, ionized air should be blown over during peeling action. Dusts on a polarizer should be blown off by an ionized nitrogen gun and so on.
- (2) The protection film should be peeling off without rubbing it to the polarizer. Because, if the film is rubbed together with the polarizer, since the film is attached to the polarizer with a small amount of adhesive, the adhesive may remain on a polarizer.
- (3) The module with protection film should be stored on the conditions explained in 10.5 (1). However, in case that the storage time is too long, adhesive may remain on a polarizer even after a protection film is peeled off. Besides, in case that a module is stored at higher temperature and/or higher humidity, adhesive may remain on a polarizer. The remained adhesive may cause non-uniformity of display image.
- (4) The adhesive can be removed easily with Normal-Hexane. The remained adhesive or its vestige on the polarizer should be wiped off with absorbent cotton or other soft materials such as chamois slightly contained Normal-Hexane.

10.7 Safety

- (1) Since a Super-TFT cell and lamps are made of glass, handling to the broken module should be taken care sufficiently in order not to be injured. Hands touched liquid crystal from a broken cell should be washed sufficiently.
- (2) The module should not be taken apart during operation so that back-light drives by high voltage.

10.8 Environmental protection

- (1) The Super-TFT module contains external electrode fluorescent lamps. Please follow local ordinance or regulations for its disposal.
- (2) Flexible printed circuits and printed circuits board used in a module contain small amount of lead. Please follow local ordinance or regulations for its disposal.

10.9 Use restrictions and limitations


- (1) This product is not authorized for use in life support devices or systems, military applications or other applications which pose a significant risk of personal injury.
- (2) In no event shall IPS Alpha Technology, Ltd., be liable for any incidental, indirect or consequential damages in connection with the installation or use of this product, even if informed of the possibility there of in advance. These limitations apply to all causes of action in the aggregate, including without limitation breach of contract, breach of warranty, negligence, strict liability, misrepresentation and other torts.

10.10 Others


- (1) Electrical components which may not affect electrical performance are subjective to change without notice because of their availability.


IPS Alpha Technology, Ltd.	Date	Sep.01,2008	Sheet No.	IPS4PS 2613 -AX080A002A-5	Page	13-3/3
----------------------------	------	-------------	-----------	---------------------------	------	--------

11.Packing



11 Packing



Production
ship

address

IPS Alpha Technology, Ltd

F0000017R01

AX080A002A

07-10-01-1 REV. C R01

6FA160630 6FA160630

14 pcs

A1

quantity

Label Size(102×70)

6FA160630 F0000017R01 00002 A

Production ship(ex.)

発注者 (CUST.) 松下電器産業	納品立ディスプレイ
配達場所名 (DELIVERY POINT) U B2-N	AX080A002A
納品番号 (TRANS. NO.) 9028530002+002	275CT64070120403 30982801
品名コード (PART NO.) L5EDD8Q00030	
品名 (PART NAME)	
人数/納入数量 (QTY/TOTAL QTY) 8/	16 単位 PC
発注者用備考 (CUSTOMER'S REMARKS)	
5220 16582 05038 L O 546 45200 15C 85302	包装数量 (PACKAGE COUNT) 2 / 2

(3N) 39028530002+002 16



(3N) 4L5EDD8Q00030



(3N) 515C-85302-16562-38-0



[E1A2 B]

ご送付先

栃木県宇都宮市平出工業団
地2-2 松下電器産業(株)
映像工場

品名

AX080A002A

送付NO

30982801

数量

1 ケロ



30982801

Label Size(100×100mm)

Address label



12.RELIABILITY TEST

No.	ITEM	condition	Quantity	Period	
				determination	end
1	Low Temperature / operating	Ta = 0°C	3	500h	1000h
2	High Temperature / operating	Ta = 45°C	3	500h	1000h
3	High Temperature High Humidity / operating	45°C95%RH	3	500h	1000h
4	Low Temperature / storage	Ta = -30°C	3	500h	1000h
5	High Temperature / storage	Ta = 70°C	3	500h	1000h
6	High Temperature High Humidity / storage	45°C95%RH	3	500h	1000h
7	Heat shock	-25 / 70°C 30min / 30min	3	100cy	200cy
8	Heat shock test for solder	-35 / 85°C 30min / 30min	3	200cy	500cy

Result Evaluation

Display function should be kept.

13.Condition of Withstand Voltage and Insulation Resistance Test

- AC3000V (+100V,-0V),60Hz 1s(+1s,-0s) Maximum Detection Current 3mA Between CN1 and FG.
- 150MΩ min , at DC500V Between CN1 and FG.